Compiling multiple sources in one command implicitly

Every time I run the ARM compiler, I have to go grab a
license over the
network. So, if I can compile several source files at once,
I can greatly
reduce the amount of time to compile the entire project
since I don't have
to check-out and check-in the license as much.

Is there a feature in GNU Make that will let me compile
several source files
with a single command implicitly? I understand I could write
rules like
this:

a.o b.o c.o d.o : a.c b.c c.c d.c
     $(CC) -c $(CPPFLAGS) $?

But, this causes a few problems. First, if any of the .o's
are missing we'll
compile all four sources. Second it will be tedious to
create the makefiles
like this, especially since this project has many many files
in it. Any
ideas? Thanks in advance.
-- 
View this message in context: http://www.na
bble.com/Compiling-multiple-sources-in-one-command-implicitl
y-tp15596892p15596892.html
Sent from the Gnu - Make - Help mailing list archive at
Nabble.com.



_______________________________________________
Help-make mailing list
Help-makegnu.org
http:
//lists.gnu.org/mailman/listinfo/help-make

On Wed, 2008-02-20 at 11:55 -0800, EricDeb wrote:
> Is there a feature in GNU Make that will let me compile
several source
> files with a single command implicitly? I understand I
could write
> rules like this:
> 
> a.o b.o c.o d.o : a.c b.c c.c d.c
>      $(CC) -c $(CPPFLAGS) $?

You definitely DON'T want to do this.  This does completely
the wrong
thing, and will fail badly if you ever try to run parallel
builds (at
least).

> But, this causes a few problems. First, if any of the
.o's are missing
> we'll compile all four sources. Second it will be
tedious to create
> the makefiles like this, especially since this project
has many many
> files in it.

Unfortunately GNU make doesn't have any ability to define
multiple
targets being built from a single invocation of a rule when
creating
explicit rules like this.

Even if it did, what you want is slightly different because
that
behavior would assume that ALL the targets would be built
from a single
invocation.


The only way you can do this is with a sentinel file, like
this:

        .sentinel: a.c b.c c.c d.c
        	$(CC) -c $(CFLAGS) $(CPPFLAGS) $?
        	touch $
        
        a.o b.o c.o d.o: .sentinel

Unfortunately there are still holes in this: for example if
someone
deletes a .o file then this won't rebuild anything; you'd
have to
explicitly delete the .sentinel file by hand.

There may be ways to work around this as well, but it would
require some
fancier footwork.

-- 
------------------------------------------------------------
-----------------
 Paul D. Smith <psmithgnu.org>                
http://make.mad-scientis
t.us
 "Please remain calm--I may be mad, but I am a
professional."--Mad Scientist







_______________________________________________
Help-make mailing list
Help-makegnu.org
http:
//lists.gnu.org/mailman/listinfo/help-make

OK, I see where you're going with the sentinel file. While
still tedious, I
think it's workable. Thanks for the help!


Paul Smith-20 wrote:
> 
> On Wed, 2008-02-20 at 11:55 -0800, EricDeb wrote:
>> Is there a feature in GNU Make that will let me
compile several source
>> files with a single command implicitly? I
understand I could write
>> rules like this:
>> 
>> a.o b.o c.o d.o : a.c b.c c.c d.c
>>      $(CC) -c $(CPPFLAGS) $?
> 
> You definitely DON'T want to do this.  This does
completely the wrong
> thing, and will fail badly if you ever try to run
parallel builds (at
> least).
> 
>> But, this causes a few problems. First, if any of
the .o's are missing
>> we'll compile all four sources. Second it will be
tedious to create
>> the makefiles like this, especially since this
project has many many
>> files in it.
> 
> Unfortunately GNU make doesn't have any ability to
define multiple
> targets being built from a single invocation of a rule
when creating
> explicit rules like this.
> 
> Even if it did, what you want is slightly different
because that
> behavior would assume that ALL the targets would be
built from a single
> invocation.
> 
> 
> The only way you can do this is with a sentinel file,
like this:
> 
>         .sentinel: a.c b.c c.c d.c
>         	$(CC) -c $(CFLAGS) $(CPPFLAGS) $?
>         	touch $
>         
>         a.o b.o c.o d.o: .sentinel
> 
> Unfortunately there are still holes in this: for
example if someone
> deletes a .o file then this won't rebuild anything;
you'd have to
> explicitly delete the .sentinel file by hand.
> 
> There may be ways to work around this as well, but it
would require some
> fancier footwork.
> 
> -- 
>
------------------------------------------------------------
-----------------
>  Paul D. Smith <psmithgnu.org>               

> http://make.mad-scientis
t.us
>  "Please remain calm--I may be mad, but I am a
professional."--Mad
> Scientist
> 
> 
> 
> 
> 
> 
> 
> _______________________________________________
> Help-make mailing list
> Help-makegnu.org
> http:
//lists.gnu.org/mailman/listinfo/help-make
> 
> 

-- 
View this message in context: http://www.na
bble.com/Compiling-multiple-sources-in-one-command-implicitl
y-tp15596892p15598176.html
Sent from the Gnu - Make - Help mailing list archive at
Nabble.com.



_______________________________________________
Help-make mailing list
Help-makegnu.org
http:
//lists.gnu.org/mailman/listinfo/help-make